
ClaudeandClaude Opus 5.5
2b10b01c49
test: retire dense-route tests, require tiles everywhere (D2)
Retired with the dense refinement route (results recorded at 1573942 and
2469af7 or named as accepted losses):
- test_refinement_blocked_base: BlockedBaseGPU exact parity (3 tests),
DenseBlockedRouteParity (6 tests incl. MRT and two bodies),
DenseBlockedRouteCPU (capability matrix, ledger comparator);
- test_refinement_blocked_fine: BlockedFineGPU dense-vs-blocked (3 tests);
- test_refinement_mrt_gpu: test_dense_versus_blocked_mrt_two_level;
- test_raw_exchange_gpu: test_dense_fine_storage_reference (private
link_exchange cut-link oracle, accepted loss);
- test_refinement_gpu: test_bounded_equivalence_and_ownership (dense
CELERIS_REFINEMENT_AUDIT ownership counters, accepted loss); its physics
stays in test_bounded_equivalence_blocked; eight_steps loses the audit
branch and the misleading 'ownership/counts PASS' label;
- test_fine_surface_gpu: test_fine_surface_four_hops (dense per-hop flux
ledger, CurvedLinkSoA reflection oracle, audit counts: accepted losses;
raw exchange covers the boundary part only, not full flux closure) and the
dense SoA fault tests (missing surface buffer, close frees SoA); blocked
equivalents remain in test_refinement_blocked_fine/_base;
- test_raw_exchange.test_dense_observation_rejected_before_device_access.
New TileContractCPU: level_blocks omitted/None/wrong length/None entry/
wrong arity/non-integer/bool/non-positive/non-tuple/not dividing all raise
before CUDA; whole-level tiles reach CUDA. Rejection tests and fixtures pass
tiles; launch-order and kernel-text tests follow the blocked root;
examples/fixed_periodic_patch uses whole-level tiles (+ host tile test).
Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
2026-10-27 15:12:20 +00:00
..
2026-10-26 14:07:34 +00:00
2026-10-15 10:13:51 +08:00
2026-10-15 10:13:51 +08:00
2026-10-15 10:13:51 +08:00
2026-10-18 15:04:51 -07:00
2026-10-15 10:13:49 +08:00
2026-10-15 10:13:49 +08:00
2026-10-15 10:13:49 +08:00
2026-10-15 10:13:49 +08:00
2026-10-27 01:10:15 +00:00
2026-10-26 19:15:50 +00:00
2026-10-15 10:13:49 +08:00
2026-10-27 14:43:12 +00:00
2026-10-27 15:12:20 +00:00
2026-10-21 01:58:15 +00:00
2026-10-15 10:13:49 +08:00
2026-10-21 01:58:15 +00:00
2026-10-27 15:12:20 +00:00
2026-10-27 15:12:20 +00:00
2026-10-27 15:12:20 +00:00
2026-10-27 10:44:13 +00:00
2026-10-27 15:12:20 +00:00
2026-10-27 15:12:20 +00:00
2026-10-27 15:12:20 +00:00
2026-10-21 02:00:59 +00:00
2026-10-21 01:48:09 +00:00
2026-10-27 15:12:20 +00:00
2026-10-21 01:48:09 +00:00
2026-10-16 11:09:49 -07:00
2026-10-21 01:58:57 +00:00
2026-10-21 01:48:09 +00:00
2026-10-15 10:13:49 +08:00